

Abstract of the Disclosure

The present invention provides for a register controlled delay locked loop having an acceleration mode for improving accuracy to be correspondent to an increase of the operation speed of a memory device. For this object, in the present intention, the register controlled delay locked loop includes a delay line, a delay model, a delay means, a first and a second phase comparators, a mode decision means, a shift register control means; and a shift register.